†a) , Member and Kohichi SAKANIWA †b) , Fellow SUMMARY For decoding non-binary low-density paritycheck (LDPC) codes, logarithm-domain sum-product (Log-SP) algorithms were proposed for reducing quantization effects of SP algorithm in conjunction with FFT. Since FFT is not applicable in the logarithm domain, the computations required at check nodes in the Log-SP algorithms are computationally intensive. What is worth, check nodes usually have higher degree than variable nodes. As a result, most of the time for decoding is used for check node computations, which leads to a bottleneck effect. In this paper, we propose a Log-SP algorithm in the Fourier domain. With this algorithm, the role of variable nodes and check nodes are switched. The intensive computations are spread over lower-degree variable nodes, which can be efficiently calculated in parallel. Furthermore, we develop a fast calculation method for the estimated bits and syndromes in the Fourier domain.
Introduction
In 1963, Gallager invented binary low-density paritycheck (LDPC) codes [1] . Due to the sparseness of the code representation, LDPC codes are efficiently decoded by sum-product decoders (SP) [2] or Log-SP decoders [3] . The Log-SP is also known as belief propagation. By the powerful method density evolution [3] , invented by Richardson and Urbanke, messages of Log-SP decoding are statistically evaluated. The optimized LDPC codes can realize the reliable transmissions at rate very close to the Shannon limit [4] .
The binary LDPC codes are defined by sparse parity-check matrices over GF (2) . On the other hand, the non-binary LDPC codes are defined by sparse parity-check matrices over GF(2 m ) for 2 m > 2. Nonbinary LDPC codes are invented by Gallager [1] and, Davey and MacKay [5] found non-binary LDPC codes can outperform binary ones. Non-binary LDPC codes have captured much attention recently due to their decoding performance [6] - [10] .
It is known that irregularity of Tanner graphs help improve the decoding performance of binary LDPC codes [4] . On the other hand, it is not the case for the non-binary LDPC codes. The (j = 2, k)-regular non-binary LDPC codes over GF(2 m ) are empirically known [11] as the best performing codes for 2 m ≥ 64, especially for short code length. This means that, for designing non-binary LDPC codes, one does not need to optimize degree distributions of Tanner graphs, since (j = 2, k)-regular non-binary LDPC codes are best. Therefore, we assume j = 2. Furthermore, the sparsity of (j = 2, k)-regular Tanner graph leads to efficient decoding. The coding rate is given by R = 1 − 2/k. It can be seen that k gets higher as R tends to 1.
In this paper, we deal with the decoding algorithms of non-binary LDPC codes [5] , which is applicable to the binary LDPC code. Despite of the efficient and parallel implementation of the Log-SP algorithm, the application of LDPC codes to the industry is limited so far. This is due to the requirement of large memory devices and computationally intensive non-linear check-node computation for the decoders. The conventional decoding algorithm for non-binary LDPC codes, compared to the binary counterpart, is computationally complex and require more memories to store messages.
Immediate use of the SP algorithm for non-binary LDPC codes over GF(2 m ) requires O((k − 1)2 2m ) additions and multiplications per check node and O(2 m ) multiplications per variable node. By FFT and IFFT [12] , the check node computation in the SP algorithm is largely reduced to O(km2 m ) additions and multiplications. However, the SP algorithm with FFT is not robust to a quantization effect since the messages are recursively multiplied among them. The quantization effect can not be observed in normal PC-like computers equipped with 32-bit FPUs and large memory devices. However, the use of such high quantization-level processors and large memory devices prevents realizing high-throughput decoders.
In order to avoid the quantization effect or large memory devices, and to realize the high-throughput decoders, the SP algorithms in the logarithm domain [13] , [14] have been proposed. Multiplications are replaced with additions by treating the messages in the logarithm domain, which reduces the quantization effect. However, with the logarithm-domain SP algorithm, we have to give up the efficient calculation of check node computations, since FFT and IFFT can not be applied to the messages in the logarithm domain. The check node computation requires at most O((k−1)2 2m ) times of ln(·) exp(·) and additions, or is approximated by simpler calculations [13] , [14] , which still requires much higher computations than variable nodes. In summary, we face the following problems when using the SP algorithm in the logarithm domain.
• FFT and IFFT are not applicable to the check node computations.
• The check node computation requires much higher computation than that of variable nodes. What is worse, check nodes have higher degree k = 2/(1 − R) > 2 than variable nodes of degree 2.
It can be seen that the most intensive computations are calculated at the most crowded nodes, i.e., nodes of the highest degree. These problems cause a bottleneck at check node computation. Such a bottleneck problem can not be solved even by using fully node-parallel processors, since the node computations are triggered by incoming messages. Most of the time for decoding is used for the check node computations.
In this paper, we propose a decoding algorithm whose messages consistently stays in the Log-Fourier domain. With this algorithm, the computations of variable nodes and check nodes are switched. Check nodes still have higher degree k than variable nodes of degree 2, but the computations for the check node become much lower. On the other hand, variable nodes require much more computations, but the degree is only 2. Consequently, the computations for the decoding are spread all over the nodes.
Note that our interest is not reducing the total amount of computations for decoding but reducing the most intensive computation among all the node. Such reduction is important in the situation that the computation for each node is operated in parallel. The proposed algorithm removes the obstacles which block squeezing the potential of parallel implementation of LDPC codes.
Conventional Decoding Algorithms and Bottleneck Problem
For simplicity, we consider a non-binary (j, k)-regular LDPC code over GF(2 m ). The extension to irregular LDPC codes is straightforward. Let N be the code length in terms of GF(2 m ) symbol, then the number of parity-check constraints is given as M = jN/k. Once a primitive element α of GF(2 m ) is fixed, each symbol is given m-bit representation [15, pp. 110] . For example, with a primitive element α ∈ GF(2 3 ) such that α 3 + α + 1 = 0, each symbol is represented as 0 = (0, 0, 0), 1, 1 ) and α 6 = (1, 0, 1). We shall interchangeably use the two representations, i.e., x ∈ GF(2 m ) as a symbol in the Galois field and a m-bit vector.
In the binary representation, the codewords can be viewed as binary sequences of length mN . Given an M × N parity-check matrix H = {h cv } over GF(2 m ) of column weight j and row weight k, the non-binary LDPC code defined by H is given as
The c-th row of the parity-check matrix represents a parity-check equation
where h cvi , x vi ∈ GF(2 m ) for i = 1, . . . , k. The Tanner graph of the non-binary LDPC code is given by a bipartite graph of N variable nodes and M check nodes. The v-th variable node and c-th check node are adjacent each other iff h cv = 0. For simplicity, we denote v-th variable node and c-th check node by v and c, respectively. Define V c as the set of adjacent variable nodes of a check node c. Similarly, define C v as the set of adjacent check nodes of a variable node v. For (j, k)-regular LDPC codes, we have |V c | = k and
The decoding algorithms for binary and nonbinary LDPC are usually viewed as message-passing algorithms on the Tanner graphs. All the algorithms dealt in this paper involve the following 4 steps. The variable node v sends the initial message to the adjacent check node c for c ∈ C v . The iteration round ℓ is set as ℓ := 0. 2. CHECK TO VARIABLE : Each check node c(c = 1, . . . , M ) has k incoming messages sent from its k adjacent variable nodes. The check node c computes the outgoing messages to be sent to the k adjacent variable nodes. Increment the iteration round as ℓ := ℓ + 1. 3. VARIABLE TO CHECK : Each variable node v has j incoming messages sent from its j adjacent check nodes. With the initial message, the variable node v computes the outgoing messages to be sent to the j adjacent check nodes. 4. TENTATIVE DECISION : For each variable node v, a tentatively estimated symbolx
is calculated from the messages sent from its j adjacent check nodes and the initial message. If the tentatively estimated symbols (x
N ) form a codeword, the decoder outputs the codeword, otherwise repeats the steps 2, 3 and 4. If the iteration round ℓ reaches at a pre-determined number, the decoder outputs FAIL.
The subject in this paper is about the decoding algorithms for the non-binary LDPC codes. To emphasize the difficulty of problems, we first review the conventional decoding algorithms for non-binary LDPC codes.
Conventional Sum-Product Algorithm for NonBinary LDPC Code
In this section, we review the conventional decoding algorithm [16] , [17] for non-binary LDPC codes over GF(2 m ), i.e., the SP algorithm. In the SP algorithm, the messages are represented as probability vectors over GF(2 m ). Each message is represented as a vector in
The algorithm is the symbol-wise maximum a posterior probability (symbol MAP) decoding if the Tanner graph is a tree. Even if the Tanner graph is not a tree, due to its sparseness, the algorithm can approximates the symbol-MAP decoding. The following describes the conventional SP algorithm [16] , [17] .
INITIALIZATION : For each variable node v, the initial message is given as follows.
where X v is the random variable of the v-th transmitted symbol, y v is the channel output of the v-th transmitted symbol and Y v is its random variable. The variable node v sends the message p 
where
Increment the iteration round as ℓ := ℓ + 1.
VARIABLE TO CHECK : Each variable node v has j incoming messages p 
And normalize p
vc (x) = 1 as follows.
The decoding output does not change even if this normalization step were replaced with
In this case, the messages are no longer probability vectors.
TENTATIVE DECISION : The tentatively estimated symbolx
v ∈ GF(2 m ) for the v-th transmitted symbol is given aŝ
The calculation in Eq. (1) is the most complex part of the decoding. However, the convolution is efficiently calculated via the Fourier transforms [14] . For example, the k-fold convolution
is efficiently calculated via the Fourier transform, for i = 1, . . . , k,
and component-wise multiplications,
and the inverse Fourier transform
where z · x is the dot product of the binary representations of z and x. For example, for z = (1, 1, 0, 1, 1, 1, 0, 0) and x = (1, 0, 0, 1, 1, 0, 1, 1), z · x = 1 + 0 + 0 + 1 + 1 + 0 + 0 + 0 = 3. The Fourier transform and inverse Fourier transform are efficiently calculated by FFT and IFFT [12] and [14] . By using FFT, the SP algorithm can be viewed as the iteration of FFT and component-wise multiplications. Compared to additions, multiplications requires more complex computation devices and higher level quantizations. Hence, it is strongly desired to avoid multiplications in decoders, in order to meet the demand of the high speed and low quantization level decoders.
Logarithm-Domain Sum-Product Decoding for
Non-Binary LDPC Codes
In the SP algorithm, lots of multiplications are needed.
Transforming the messages to logarithm domain, the multiplications can be done by additions. The following algorithm describes the logarithm-domain SP algorithm which is referred to as the Log-SP algorithm [13] .
Each variable node v sends the message λ 
CHECK TO VARIABLE
2 m is defined as follows.
VARIABLE TO CHECK
And normalize λ
vc (0) = 0 as follows.
It can be easily seen that the outputs of this Log-SP algorithm is the same as those of the SP algorithm. The check node computation Eq. (2) still is the most complex part of the decoding. The computation in Eq. (2) can be viewed as a convolution in the logarithm domain. We refer to this operator · ⊠ · as the log-convolution. Such a log-convolution can not be calculated efficiently by FFT, IFFT and component-wise multiplications, since the messages are transformed in the logarithm domain. However, since the Log-SP algorithm does not need multiplications but additions, it is more robust to the quantization effects when the messages are stored on a small number of bits [13] , [16] .
For computing Eq. (2), using look-up tables is proposed in [13] . Declercq et al. proposed storing only the most contributing messages [14] , which gave a good trade-off between the decoding complexity and the decoding performance.
Bottleneck Problem
Due to the demand of the high speed and low quantization level decoders, we can not afford multiplications which are computationally expensive. Consequently, one needs to choose the Log-SP algorithm rather than the SP algorithm.
Compared to the variable node computations, the check node computations have two reasons for being the bottleneck of the Log-SP algorithm. First is obvious as seen so far. The computations in variable nodes are simple component-wise additions of message vectors, while the computations in check nodes need non-linear calculations as in Eq. (2) .
The second reason is that the number of incoming messages sent into check nodes is generally higher than that of variable nodes. For (j, k)-regular non-binary LDPC codes, variable and check nodes have j and k incoming message vectors, respectively. The coding rate R is given as R = (k − j)/k. Therefore, the number of incoming messages to check nodes are k/j = 1/(1 − R) times as higher as that of variable nodes. The ratio k/j gets higher as R → 1.
Due to the above two asymmetry about computation at variable nodes and check nodes, i.e., the number of incoming messages and the difference of computation functions, we face a bottleneck problem of check node computations. One may think, in general, bottleneck problems can be solved by using parallel processors to allocate computation resources intensively to the bottleneck computations. However, since the variable and check node computations are triggered by incoming messages, the bottleneck problem of check node computations can not be solved even in the situation that fully node-parallel processing is possible.
In the situation that each node-computation is processed in parallel, the total decoding time depends on the most complex node-computation among the all nodes. In this paper, we propose a decoding algorithm for non-binary LDPC codes, which reduces the largest node-computation amount of among all the nodes. Note that our interest is not for reducing the total amount of computations for decoding.
New Fourier and Log-Fourier Sum-Product
Algorithms for Non-Binary LDPC Codes
In order to reduce the computation amount per check node which is a bottleneck in the Log-SP algorithm, we propose a decoding algorithm such that the role of variable nodes and check nodes are switched by initializing messages by the Fourier transform. To be precise, log-convolutions are done at the computation at variable nodes and component-wise additions are done the computation at check nodes . As a preparatory algorithm for the Log-Fourier SP algorithm that will be introduced in Section 3.2, firstly, in Section 3.1, we introduce the SP algorithm in the Fourier domain, which is referred to as the Fourier SP algorithm. The messages in the Fourier SP algorithm are Fourier transformed at the beginning and inverse Fourier transformed at the end. The computations at variable node and check nodes, i.e., componentwise multiplications and convolutions, are switched in the Fourier domain. To be precise, with the proposed algorithm, messages are convoluted at variable nodes and messages are component-wisely multiplied at check nodes. The Fourier-SP algorithm is designed so that it outputs the same decoding results as SP and Log-SP algorithms do. Thus, the computational intensive tasks, i.e., convolutions are assigned to the variable nodes that have less incoming messages than check nodes. On the other hand, the computationally less intensive tasks, i.e., component-wise multiplications are assigned to check nodes which have larger incoming messages than variable nodes.
New Fourier Sum-Product Algorithm for NonBinary LDPC Code
The following describes the Fourier SP algorithm. Note again that this is a preparatory algorithm for helping understand the algorithm in the next Section 3.2.
INITIALIZATION : For each variable node v, the initial Fourier-transformed message
m is given as follows.
for z ∈ GF(2 m ). This can be done via FFT. Each variable node v sends the message P (0) 
In Appendix A, we give the definition of H cv and the explanation that this step is equivalent to the checkto-variable step of the SP algorithm. Increment the iteration round as ℓ := ℓ + 1.
VARIABLE TO CHECK : Each variable node v has j incoming messages P 
And normalize P (ℓ)
vc (0) = 1 as follows.
v for the v-th transmitted symbol is given aŝ
where for x, z ∈ GF(2 m ),
It is cumbersome that we have to apply the inverse Fourier transform Q (ℓ) v as in Eq. (4) to decide tentatively estimated symbols in Eq. (3). We give an alternative way of determining estimated symbols, which does not need the inverse Fourier transform.
It is known [18] that Eq. (3) gives the MAP symbol for the v-th transmitted symbol, when the Tanner graph is a tree. When the Tanner graph is not a tree, the approximated MAP symbol is obtained due to the sparseness of the Tanner graph. The symbol-MAP decoder minimizes the symbol error rate (SER) while the bit-MAP decoder minimizes the bit error rate (BER). For the digital communications, it is widely desirable to lower the BER rather than the SER. For x = (x 1 , . . . , x m ) ∈ GF(2 m ), by marginalizing q
the approximated MAP bitx v,i ∈ GF(2) for the i-th bit in the v-th transmitted symbol is obtained bŷ
Let α be the fixed primitive element of GF(2 m ).
is represented as a m-bit
v,i (1). Thus, without the inverse Fourier transform, directly from Q 
In a similar way, we can calculate the syndromes without the inverse Fourier transform. For given estimated symbol sequence (x
v,m ) ∈ GF(2) mN , the syndrome symbol for a check node c is given bŷ
In a similar way, it can be shown that i-th bitŝ c,i of the syndrome symbolŝ c is given aŝ
The sequence of the estimated symbols (x
c,i = 0 for all c = 1, . . . , M and i = 1, . . . , m.
New Log-Fourier Sum-Product Algorithm for
In this section, we proposed the Fourier SP algorithm operated in the logarithm domain. The multiplications in the Fourier SP algorithm are replaced with additions in the in the logarithm domain. The Fourier SP algorithm requires many multiplications which can not be affordable for realizing the high speed and low quantization level decoders. In an analogous way as in Log-SP algorithm, we can consider the Fourier-SP algorithm in the logarithm domain, which is referred to as Log-Fourier SP algorithm.
For the sake of simple description of the algorithm, and in order to emphasize the analogy with the Fourier SP algorithm, we use a logarithm-like function
Obviously, for any non-zero real numbers x, y it holds that Γ(xy) = Γ(x) + Γ(y) and Γ −1 (·) is well-defined. The following describes the proposed Log-Fourier domain decoding of non-binary LDPC codes.
Each variable node v sends the message Λ 
= Γ( x1,x2∈GF(2 m ):x=x1+x2
for x ∈ GF(2 m ). The difference between the 2 operators ⊠ and ⊞ is only a sign bit, which can be ignored. We also refer to the operator ·⊞· as the log-convolution.
v for the v-th symbol is given aŝ
We calculated the MAP bit for the Fourier SP algorithm in Eq. (5). In a similar way, we can calculate the MAP bit for the i-th bit in the v-th transmitted symbolx
In a similar way, it can be shown that i-th bit s the most complex computation among the all nodes. The proposed Log-Fourier SP algorithm can reduce the largest computation amount of among all the nodes. To be precise, the (k − 1)-fold log-convolutions for k times were the most complex node-computation in the conventional Lot-SP algorithm. The most complex nodecomputation in the Log-Fourier SP algorithm is reduced to 2-fold log-convolutions for 2 times.
Discussions and Conclusions
In this paper, we proposed a decoding algorithm suitable for fully node-parallel implementation of nonbinary LDPC codes. The proposed algorithm reduces the most complex node-computation, which results large reduction of the total decoding time in the situation that each node-computation is processed in parallel. It should be noted that Hartman and Rudolph (HR) [19] developed the decoding algorithm for the dual code by using Fourier-transform. The HR decoding makes the MAP decoding possible by decoding the dual codes with the Fourier transformed channel outputs. However, the application of HR decoding to LDPC codes have been limited to the decoding the constituent high-rate codes, e.g. single parity-check codes for LDPC codes. Gallager's f function [1, pp. 43] can be viewed as Fourier transforming log likelihood ratio (LLR) to the Log-Fourier domain, which reduce decoding of a single parity-check code to decoding a repetition code. Isaka used the HR decoding the constituent Hamming codes for the generalized LDPC codes [20] . The dual code of LDPC code with a factor graph G is given by replacing "=" nodes and "+" nodes [21] . Dual of an LDPC code with parity-check matrix H is given by a low-density generator-matrix (LDGM) code with parity-check matrix (H T |I) by puncturing the bits corresponding to H T . The proposed algorithm can be viewed as a slightly modified application of the HR decoding, not to the constituent codes, but to the whole LDPC code. The modification is that the decoding algorithm for the dual code of the LDPC code is not the MAP decoding but the Log-SP algorithm.
Appendix A: Companion Matrix
For the primitive elements α ∈ GF(2 m ), we denote the corresponding primitive polynomial by π(x) = As shown in [15] , under m-bit representation of GF(2 m ) symbols, it is readily checked that
where the α j and α i+j are interpreted as a m-bit vectors. For h cv = α i , we define H cv as a m × m binary matrix H cv = (A i ) T . Then we have h cv x = H cv x and h −1 cv x = H −1 cv x. We will show the check-to-variable step of the Fourier SP algorithm is equivalent with that of the SP algorithm. To this end, it is sufficient to show that the Fourier transform ofp 
